Warren B. Nelms Institute for the Connected World **UNIVERSITY** of FLORIDA

Introduction

SoC is the hardware foundation for IoT edge nodes. Ensuring security properties such as *confidentiality* and *integrity* is crucial for the trustworthiness of IoT devices. However, due to the high complexity of the global supply chain, ensuring trustworthiness of diverse third-party suppliers becomes very much challenging. So a comprehensive validation is needed in this regard. On the other hand, well-defined specifications are necessary to perform rigorous and thorough validation of SoC designs. However, in practice, such specifications are hardly available, often incomplete and ambiguous[1]-[7]. In this work, we aim to address such a challenge by proposing a sequential pattern mining framework, FlowMiner to automatically extract message flow specifications. We also propose several domain specific optimization techniques to boost up the run time of the framework. The extracted message flows characterize the communication behavior among the components of a SoC design, thus can be used in validation and debug of IoT edge nodes. We evaluate our framework on execution traces generated from simulation of a nontrivial multi-core SoC design model and on a set of complex synthetic traces. We evaluate extracted sequential patterns in terms of precision and recall. Our framework shows better result in these metrics compared to another benchmark temporal property miner called Perracotta[8].

Background

An SoC is a combination of reactive components, called IPs that work together to complete a set of tasks. The IPs follow some system level protocols. Many experiments have shown that the implementation of those system-level protocols is the major sources of various design errors. Therefore, communication-centric validation is a key activity of SoC validation.




Fig. 1: An SoC prototype with different IPs

We can view a task as a message flow specification, for example, CPU downstream write.




Fig. 2: LPN formulation of a CPU write flow

Message Flow Mining for SoC Validation for Safe and Secure IoT Edge Node Design Md Rubel Ahmed, Yuting Cao, Hao Zheng Dept. of CSE, University of South Florida

 Silicone validation is becoming more and more challenging with the advent of more complex and customized hardware. This framework aims to address: 1. Post-silicon validation 2. Specification mining 3. False positive specification 4. Specification mining time We characterize the patterns to be mined as: Set of events Strong temporal dependency In constant environment, each execution holds the rules 	Post-Silicon bug count Fig. 3: Co	ost
Proposed Al	gori	t


execution traces captured by monitoring the messages among the IPs of an SoC.



FlowMiner workflow

traces and mine binary patterns from them in the next step.

or backward confidence or both at the same time.



This is one of our optimization steps.



The SEES Lab

Results

# Patterns Mined	Precision	Recall
14	1.0	1.0
12	1.0	0.0

Tab. 1: Flow mining from synthetic traces of CPU0_write

# Patterns Mined	Precision	Recall
316	0.66	0.19
127	0.47	0.06

Tab. 2: Flow mining from synthetic traces of 10 different flows

# Patterns Mined	Precision	Recall
21	0.95	0.57
8	1.0	0.12

Tab. 3: Flow mining from SoC model simulation execution traces

Mining sequential patterns of longer lengths has always been a challenging task, especially for concurrent systems that are also recurrent. Hence our proposed algorithm shows promising result compared to Perracotta. We define precision as the ratio between the number of valid patterns mined and the number of total mined patterns. And recall as the ratio between the number of




Fig. 6: Branch in flows

Conclusion

We mine strict ordering relations among the events and present them in sequential pattern form that represents the message flow specifications. The mined patterns will help to find violations for SoC internal communication protocols. Proposed framework can play an important role to make the task

References

Sandip Ray, Ian G. Harris, Goerschwin Fey, and Mathias Soeken. Multilevel design understanding: From specification to logic invited paper. In Proceedings of the 35th International Conference on Computer-Aided Design, ICCAD '16, pages 133:1–133:6, 2016.

[2] W Chen, S. Ray, J Bhadra, M Abadir, and Li-C Wang. Challenges and trends in modern soc

[3] Matthew B. Dwyer, George S. Avrunin, and James C. Corbett. Patterns in property specifications for finite-state verification. In Proceedings of the 21st International Conference on

[4] Glenn Ammons, Rastislav Bod ik, and James R. Larus. Mining specifications. In Proceedings of the 29th ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, POPL

[5] Po-Hsien Chang and Li.-C Wang. Automatic assertion extraction via sequential data mining of simulation traces. In Proceedings of the 2010 Asia and South Pacific Design Automation

[6] Wenchao Li, Alessandro Forin, and Sanjit A. Seshia. Scalable specification mining for verification and diagnosis. In Proceedings of the 47th Design Automation Conference, DAC'10,

[7] Samuel Hertz, David Sheridan, and Shobha Vasudevan. Mining hardware assertions with guidance fromstatic analysis. Trans. Comp.-Aided Des. Integ. Cir. Sys., 32(6):952–965, June 2013. [8] Jinlin Yang, David Evans, Deepali Bhardwaj, Thirumalesh Bhat, and Manuvir Das. Perracotta: mining temporal api rules from imperfect traces. In Ohio University, 2006.